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Abstract: Recent research have demonstrate interests in a codesign framework that allows descrip-
tion refinement at different abstraction level. We have proposed such a framework that allows SoC
resources allocation for regular and repetitive tasks found in intensive multimedia applications.
Nevertheless, the framework does not directly target reconfigurable architectures, the difficult job
of placing and routing an application on a FPGA being postponed to a dedicated tool. In order to
limit the number of synthesis on this external tool, we propose an algorithm that, from a high level
description of an intensive multimedia application, estimates the resource usages on a given FPGA
architecture. This algorithm makes use of a simple mathematical formalism issued from case study
implementations.
Key-words: FPGA, ArrayOL, repetition, SOC, UML
Implémentation sur FPGA d’applications de traitement de signal intensif
modélisées en UML
Résumé : De récentes recherches ont démontré l’intérêt d’utiliser une chaîne de conception conjointe
permettant le raffinement d’une description, et ceci à différents niveaux d’abstration. Nous avons
proposé une plateforme répondant à ces attentes. Elle assure l’allocation de ressources contenues
dans un SOC, permettant ainsi l’implémentation de tâches répétitives, isolées dans des applications
de type multimédia.
Néanmoins, cette plateforme ne cible pas directement l’architecture reconfigurable. Le difficile
travail de placement et routage sur FPGA est réalisé ultérieurement par un outil dédié. Afin de
limiter le nombre de synthèses à réaliser par l’outil dédié, nous proposons un algorithme permettant,
à partir d’une description de haut niveau de l’application, une estimation des ressources exploitées
pour une architecture cible donnée. Cet algorithme utilise des formulations mathématiques simples,
elles-même obtenues à partir d’implémentations réelles.
Mots-clés : FPGA, ArrayOL, répétition, SOC, UML
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Introduction
We introduce in this paper a Gaspard (Graphical Array Specification for PARallel and Distributed
computing) extension. Gaspard is a co-design platform, whom proposition came from a triple state-
ment of facts:
• On the application side, complexity of applications such as MPEG-2 encoder [7], requires a high
level of modeling.
• On hardware side, heterogeneous and multiprocessor Systems on Chip (SoC) are the rising
trend [9]. A high level model of architecture description and abstraction face up to these com-
plexity of SoC design.
• On the last side, codesign platform seems to be appropriate to model the different levels of
details needed by the codesign of embedded systems [8].
The software community has successfully faced the complexity of their design. Tools such as
UML (Unified Modeling Language) are commonly used nowadays. Based on this success, exten-
sions of such modeling tools for the description of hardware and hardware/software integration are
proposed.
Gaspard framework is more specifically oriented toward the codesign of parallel software and
hardware. Gaspard specially identifies the parallelism included in regular construction such as ap-
plication loops or repetitive constructions of hardware elements. This kind of parallelism covers both
the targeted intensive multimedia applications and the targeted hardware such as FPGA or multi-
processors. Gaspard proposes a UML modeling of each step of the codesign. The new version of
Gaspard targets the exploitation of reconfigurable architectures. One aspect that argues for the us-
age of reconfigurable architectures into SoC is that their integration allows to extend or modify the
system functionalities without a new foundry.
Nevertheless, Gaspard will not be extended to the process mapping of an application on a FPGA.
We choose to exploit already available tools. Gaspard will provide to these tools an application tuned
to the targeted component. Information provided by external tools permits to introduce design space
exploration in Gaspard framework and allows a full simulation of SOC containing reconfigurable
parts.
The paper is organized as follow. We introduce Gaspard framework and the compact way of
repetition expression in first section. Section 2 describes the language used to target reconfigurable
architecture. We present a way to introduce repetitions at the application level in section 3. Section 4
details relevant characteristics of targeted reconfigurable architecture. Section 5 analyses results of
the implementation. We conclude and give perspective to this work in the last section.
1 UML Modeling of Intensive Multimedia Processing Tasks
UML becomes a standard in many fields. In [3], Coyle et al. described a model driven architectural
(MDA) approach to hardware-software codesign. From a UML description of state machine, HDL
description are generated.
In our case, UML permits a clearly description of structural aspect of application and architecture.
Thanks to several additions in the basic languages, it is possible to increase the modeling power of
those structural aspects.
1.1 Using UML to Model Applications in Gaspard
Our first UML extensions presented in [4] have been experimented in the context of the Gaspard
prototype framework [?, 10]. Gaspard is an MDA, Model Driven Architecture, oriented environment
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Figure 1: “Y” approach in Gaspard framework
for computation intensive tasks in embedded systems. It follows a “Y” approach (Figure 1) and, from
high levels models, it enables the automatic model to model transformations and code generations,
for various abstraction levels.
At the top level of the “Y”, software, hardware architecture and allocation abstract syntax are
described by three different metamodels:
• application: characterizes relation between tasks;
• architecture: describes architecture at different abstraction level;
• allocation: describes mapping and scheduling of application on architecture.
Application, architecture and allocation metamodels share common modeling constructs, such as
a component oriented approach and a mechanism for compact modeling introduced in [4], based on
ArrayOL.
1.2 ArrayOL: express repetitive tasks
From the observations done in previous works an extension inspired by the Array Oriented Lan-
guage [5, 6] that delete ambiguity problems and increase expression power of UML 2 structural
modeling mechanisms has been proposed [4]. The proposed extensions enable to specify all the
data dependencies that exist during application runtime. The basic idea is to identify the relations
between all the potential link ends concerned by each potential link. These extensions are used for the
modeling of complex topologies, and concern basically multiplicities, connectors and dependencies,
in the context of composite structures.
Basically, using ArrayOL parameters, connections are describe using three main parameters:
• origin: This attribute give the origin of the pattern.
• paving: The paving attribute is a set of vectors that enable to identify the origin of each pattern
inside of the array corresponding to a relationship end. The number of patterns contained
inside of the array is determined by the pavingLimit attribute.
INRIA
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• fitting: From each of the identified origins, the points belonging to the patterns are identified
with the fitting vectors.
That repetition mechanism allows to model applications containing several elementary tasks
(from one to infinite, infinite being used to model temporal repetition) with only one elementary
task contained in a repetitive structure. Connections between the repetitive structure and the ele-
mentary task are detailed by a connector enriched by the ArrayOL parameters (origin, paving, fitting)
with UML tagged values. This particular connector is called RepetitiveConnector.
1.3 Example: An Average Filter
In order to illustrate our approach, we will follow the several steps of simple application develop-
ment that process a picture. The objective is to average pixels contained in a picture encoded in gray
scale (8 bits for each pixel). To produce one average pixel, four input pixels are required.
The application AverageComputation is realized as a repetitive structured that receives, as an
example, from its environment 16×16 signals representing the pixels composing the image. It can
send to its environment 8×8 signals representing the pixels of the computed image. The order in
which pixels are produced is determined by the order in which signals are received. In opposition to
a usual sequential loop, the specification of AverageComputationdoes not induce any artificial ex-
ecution order for the production of pixels. Thus, a parallel execution of the AverageComputation
application is possible. FPGA, which permit implementation of such as parallel application, is adapted
to the target application.
Figure 2: Repetitive application example
2 BLIF: A Way to Implement Application on FPGA
In UML description of application, elementary tasks can be described in any language. The objective
is a FPGA configuration. Thus, code might be on RTL level. The language format chosen to describe
an application is BLIF (Berckeley Logical Interchange Format) [2].
BLIF is commonly used by university tool. It is recognized as useful and efficient to work on
structural aspect of application.
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.model average
.inputs [List of global inputs]
.outputs [List of global outputs]
.clocks
.subckt add1 [List of interconnections]
.subckt add2 [List of interconnections]
.subckt add3 [List of interconnections]
.subckt div [List of interconnections]
.model add1
.inputs [List of local inputs]
.outputs [List of local outputs]
.clocks
.names e5_1 e5_2 e6_1 e6_2 t2_1
1-1- 1
11-1 1
-111 1
...
.end
...
.end
add2
8 8 8 8
8
S
E1 E2 E3 E4
add3
add1
div
Figure 3: A partial BLIF code and its structural description
2.1 The BLIF Format
BLIF describes a logic-level hierarchical circuit in textual form. Several elementary components in-
cluded in FPGA can be instantiate, such as registers, latch, Look Up Table. . .
A hierarchical mechanism permits to get a useful view of an application. We show in Figure 3 an
application model in BLIF format. This application is the elementary task describe in subsection 1.3.
2.2 Exploitation of BLIF Files
Several tools permits to implement reconfigurable architecture with application described in BLIF.
Two example of those tool are:
• T-VPack and VPR are tools develop by University of Toronto. Input of T-VPack is BLIF file.
Output is a T-VPack netlist. This netlist can be placed and routed on FPGA architecture with
VPR tool [1].
• Madeo, from University of Brest, permits a fine description of reconfigurable architecture [11].
Application, described in BLIF, can be implemented on modeled reconfigurable architecture.
Several examples of implementation, like on Virtex 2 from Xilinx have validate approach of
Madeo tool.
Implement application described in BLIF in those tool permits to get, among other things, per-
centage of FPGA used by an application and the configuration (bitstream) to be load in FPGA.
3 Introduction of Repetition in a BLIF File
As shown in subsection 1.1, UML Gaspard profile UML permits to express dependencies between
parts of this application. This repetition has to be integrated into BLIF application description.
INRIA
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3.1 Interpretation of Repetitive Parameters
Mechanism of repetition is used to generate full application, which is partially composed of ele-
mentary task instances. Let us consider the case of the simple example described in subsection 1.3,
modeling with UML on Figure 2, and which source code is given in Figure 3.
3.2 Addition of Informations in Elementary Tasks
A BLIF file can be seen as a library of components. Each component (except those of lowest level),
calls component of lower level.
In the case of example from subsection 1.3 a two dimension matrix is instantiated. All elementary
task instances are the same, only mapping is particular to each instance.
Until now, to generate a BLIF file, only information on application have been used. Those in-
formation are not sufficient to efficiently estimate placement of application on architecture. Several
information on target architecture have to be given. Those characteristics permits to evaluate before
synthesis if architecture can support application.
4 Improvement of the Hardware Area
During architecture implementation, it is simple to detect why a reconfigurable architecture can not
support application (power computation limitation for example). But in Gaspard framework, most
decisions has to be taken as soon as possible, even during architecture allocation of application.
We introduce some of this useful characteristics for a better implementation in Subsection 4.1,
and treats an example in Subsection 4.2.
4.1 Architecture Characterization
FPGA Characteristics are necessary to take early decision in process development. In Gaspard UML
profile, component technical characteristics are known.
Relevant technical information concerning FPGA are:
• maximum frequency supported;
• maximum user Input/Output (IO) pins;
• power computation (includes number of based elements (LE for Xilinx, Logic Cell for Al-
tera. . . ), DSP blocks);
• memory storage capacity;
• configuration characteristics.
As the work is in progress, some elements may be added or removed.
4.2 IO Modification
While FPGA IO pins disable implementation of all pattern, it is possible to add specific system on
IO. This file modification will permit an increase of the repetition pattern number implementable on
reconfigurable architecture.
Those system on IO are latchs on inputs and multiplexor on outputs. This system, according to
control flow, permits to connect several “potential” IO to one “physical” IO. Those modifications are
inserted automatically, during the association step shown in Figure 1.
The cost of those routing resource insertions shall be evaluated in order to choose the best com-
promise. Implementation example shown in subsection 5 analyses those compromises.
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4.3 Application on the Example
For example from subsection 1.3, using free parts of architecture to implement other replications of
pattern is allowed. Once dedicated pins are fully used, insertion of routing elements permits an
increase of tasks implementation, as shown in Figure 4.
F(0,0) F(1,0)
F(0,3) F(1,3)
F(0,2) F(1,2)
F(1,1)F(0,1)
Pattern issued from
UML repetitionOriginal pattern
potential inputs and outputs
Reconfigurable architecture
−Power computation(LUTs, ALUs...)
−Configuration characteristics
−Memory storage capacity
User Input or Output (physical inputs and outputs)
F(1,2)F(0,2)
F(0,3) F(1,3)
F(1,1)
F(1,0)F(0,0)
F(0,1)
input to control routing resources
ARCHITECTUREAPPLICATION
ASSOCIATION
Analysis
synthesis
Figure 4: A solution to place all the pattern on reconfigurable architecture
In this section, we have seen how it was possible to introduce modification in file to implement
application on architecture in an efficient way.
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5 Implementation
5.1 Extension to VHDL
All the work presented in this paper is not dedicated to BLIF format. VHDL or Verilog are two
languages which could benefit of this automatic generation of routing structure. Impact of routing
resource insertions (as described in subsection 4) on commercial reconfigurable architecture using
VHDL has been evaluated. The target software is Altera Quartus 2, and the target architecture is a
Stratix, including 10570 Logic Element and 427 IO pins dedicated to user.
The repetitive task implemented is the example shown in subsection 1.3. Each elementary task
can be implemented on 27 Logic Elements.
5.2 Result Analyses
The Figures 5 and 6 have been obtain by several implementation of the application. Two parameters
have been modified to produce those curves: the number of tasks to implement and grouping level
GL used.
We express the number of IO used accordingly to the number of elementary tasks to implement
in Figure 5. Each curve is specific to the grouping level GL used: 1, 4, 8, 16 and 32. While GL = 1,
the slope is important. This demonstrate that each new implementation of elementary task required
a lot of IO. Thus, IO number is the limiting factor in that case. While routing elements are introduced
(GL 6= 1), constraint due to IO number is pushed back, allowing an increase of tasks allocation. GL
should be increased until full computation resources of FPGA are used. In our example, for GE = 16
and for a number of tasks allocated equal to 160, 96% of IO are used. For GE = 32, a maximum of
150 tasks could be allocated while only 48% of IO are used. This means that the limiting factor has
become the computation resources of FPGA.
Figure 6 permits to show that maximum power computation is used for GL ≥ 16. Moreover,
while power computation used is still the same for GL ≥ 16, the maximum number of task to im-
plement is quite the same. Some difference could appears, due to the implementation of routing
resources control, which increase according to the GL chosen (= sup(lnGL)). Neglecting this param-
eter, a simple equation permits to evaluate a percentage of power computation needed by applica-
tion: CPapplication. This equation depends on:
• NBte: number of elementary tasks implemented;
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• Pte: computation power required by one task;
• NBio: number of potential inputs and outputs of one task;
• Pio: computation power required by each one of potential inputs and outputs routing re-
sources;
• Pte, io: computation power required by an elementary task and its routing resources;
• Pfpga: global computation power of FPGA;
• Pallocated: % of Pfpga allocated to one application;
• Pglobal: % of Pfpga allocated to all application.
The equation that estimates the computation power required by the implementation of several
elementary tasks can be expressed by the following formula:
Papplication =
NBte
Pfpga× Pallocated
× Pte, io (1)
Expression that characterizes Pte, io (which expresses power computation required by an ele-
mentary task and its routing resources) is given by:
Pte, io =
{
Pte if GL = 1
Pte +
∑NBio
i=1 Pio(i) else
(2)
Furthermore, the formula 1 can be easily adapted to the implementation of different kind of ele-
mentary tasks, following this example:
Pglobal =
NBappication∑
i=1
Papplication(i) (3)
where NBappication represents the different applications to implement.
INRIA
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NBte=1; GL=1;
while Computation power limit not reached
and IO limit not reached
NBte++;
if Computation power limit reached
return (NBte,1);
else
while Computation power limit
not reached
NBte++;
while IO limit reached
GL++;
return (NBte,GL);
Figure 7: Number of TE (NBte) and grouping level (GL) computation
5.3 Allocation Computation
The following algorithm estimates the maximum number of elementary tasks implementable on
FPGA.
The main lines of the algorithm are shown in Figure 7, other functions have to be implemented:
• A function permits to test if using routing resources is useful or not;
• Pallocated, percentage of FPGA resources dedicated to the application, is taken into account.
Resources allocated to the several application can be di-symmetric, depending on application
nature.
• In Figure 7, only the number of logic cell used is taken into account. We assume that application
can instantiate DSP blocks. In the case that a percentage of DSP blocks used by each elementary
task is higher than percentage of logic cell required, the number of DSP blocks is a limiting
factor. However, while all DSP blocks are used, the concerned parts of application are export
on logic cell. This report has been introduced in the complete algorithm.
In the study case, using GE higher than 16 is possible but not advised. Indeed, GE = 16 means
that one IO pins supply 16 virtual pins. To perform a good efficiency, routing elements frequency
should be about 16 times higher than Elementary Tasks frequency. In that case, where computation
time of tested elementary task is short, we introduce routing elements such as big slow down tasks
frequency. Thus, using routing resources can reduce power consumption needed by full application.
Research are performed to estimate impact of such as insertion in full application and to insert this
aspect in algorithm.
6 Conclusion
A high level modeling of complex applications is the trend. A high abstraction level allows to isolate
the difficulties and facilitates the reuse of application blocks. The Gaspard platform extends this
high level modeling to the codesign of embedded systems targeting multimedia applications. The
application, the hardware and the association are specified in UML.
Gaspard specially targets intensive data processing applications. Among them, real-time multi-
media applications present some regular parallel parts that are particularly well suited to a high level
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and compact description. The new Gaspard version also aims at the usage of FPGA components as
a natural target of parallel applications. FPGA also allows a rapid prototyping and are used in the
design of heterogeneous SoC as they guarantee a great degree of flexibility.
Place and route application on fine grain FPGA being a tedious task, Gaspard exports this imple-
mentation phase to dedicated tools provides by the FPGA manufacturers. This phase being poten-
tially long, a pre-synthesis allows to a priori identify the right associations.
Our proposition is to build a structural description of the application from a high level specifica-
tion. Moreover, the application behavior may be tuned thanks to a pipeline parameterization.
We have conducted several tests to validate the potential implementations. These implemen-
tations aims at a maximal utilization of the FPGA resources. We have been able to formalize this
resource usage with a basic mathematical model. Then, this model has been used to produce an
algorithm that determines the number of tasks a given FPGA may host while supplying I/O connec-
tions to these tasks.
The codesign tool Gaspard has then be augmented with a basic take into account of FPGA tar-
gets. Following works consist in improvement of the proposed algorithm to take into account other
parameters that may influence a system codesign, a power consumption or operating frequency.
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